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Abstract--Parallel signature analyzers (PSAs) implemented asmultiple input linear feedback shift registers 
are very useful in compressing test response data in digital circuits. In this paper, some analytical results 
on error detection using a class of PSAs are presented. The concept of monitoring the most significant 
bit of a PSA is introduced. Finally, a PASCAL simulator, called SIGLYZER, to study the effectiveness 
of PSAs in detecting errors in test response data, is described. The use of the SIGLYZER as a design 
tool is also explained. 
1. INTRODUCTION 
The increasing complexity of digital circuits and systems has made the amount of data to be 
handled during their testing very large. One way of alleviating the problem is to employ efficient 
data compression techniques. Linear feedback shift registers (LFSRs) can be used for compressing 
the test response data. LFSRs have been used to perform polynomial division in reliable digital 
communication systems[10]. In a polynomial division process, the serial input data (or the 
dividend) is divided by the feedback polynomial (or the divisor) of the LFSR. The serial output 
data generated by the LFSR is known as the quotient while its final state is referred to as the 
remainder. In testing digital circuits, an LFSR is connected to monitor the output lines of the circuit 
under test. At the end of a test experiment, the final contents or the remainder of the LFSR is called 
the "signature" of the circuit. By analyzing the signature it is possible to determine whether the 
circuit is faulty or not. This kind of troubleshooting digital circuits using LFSRs is referred to as 
signature analysis, and the LFSRs are called signature analyzers. A serial signature analyzer (SSA) 
is a serial input LFSR monitoring only one output line, while a parallel signature analyzer (PSA) 
is a multiple input LFSR monitoring several ines in parallel. 
At present SSAs are commercially used for troubleshooting digital systems at the board level 
including microprocessor-based systems[3]. Methods to incorporate PSAs in very large scale 
integrated (VLSI) circuits for on-chip testing have been proposed[5, 6, 15]. Recently, many 
commercial VLSI chips have incorporated PSAs to simplify their testing [7, 8]. PSAs are easily 
combined with scan designs to realize simple self-test echniques [2, 5]. Use of PSAs to test other 
circuits such as PLAs has also been proposed [4]. Furthermore, signature analysis technique has 
been applied to on-line (or concurrent) checking of processors and systems[9, ll, 14]. New 
approaches to using PSAs to efficiently test large memories is discussed in [13]. 
1.1 Structure of PSAs 
Figure 1 shows two commonly used PSA structures. A k-bit PSA consists of k-flip-flops 
connected as a k-bit shift register with the parallel input lines connected to the flip-flops through 
EXCLUSIVE-OR gates. A PSA becomes an SSA if there is only one input line to be monitored 
and is connected to the least significant flip-flop. The two PSA structures differ in the way the 
feedback connections are made. In the first type, the most significant bit (MSB) is fed back to some 
selected flip-flops through EXCLUSIVE-OR gates in between the flip-flops; it is called internal 
EXCLUSIVE-OR (IE) type. In the second type, the MSB and other selected flip-flop output signals 
are fed back to the least significant bit (LSB) position via EXCLUSIVE-OR gates outside the 
flip-flops; hence it is called external EXCLUSIVE-OR (EE) type. As far as their error detection 
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Fig. 1. Common structures ofPSAs: (a) internal EXCLUSIVE-OR type and (b) external EXCLUSIVE- 
OR type. 
capability is concerned, there is no clear indication whether one PSA type performs better than 
the other. 
In the past, some basic analytical results on the effectiveness of PSAs in detecting errors in the 
parallel input data have been published [1]. In this paper, an equivalence between an IE type PSA 
and a corresponding SSA is established in Section 2. Using this equivalence, some new analytical 
results on the performance of IE type PSAs in detecting errors are presented in Section 3. It is 
possible to extend these results to EE type PSAs. In Section 4, a simulator called SIGLYZER (for 
signature analyzer) that can simulate the functional behavior of any type of PSA, is described. A
need for such a simulator is explained and its use in designing efficient PSAs is discussed. Unless 
specified otherwise, a PSA in Sections 2 and 3 is an IE type PSA. 
2. FUNCTIONAL EQUIVALENCE 
An equivalence relationship exists between a PSA and an SSA. The equivalence relationship is
with respect o the parallel input data compressed by a PSA and an equivalent serial input data 
compressed by an SSA with the same feedback polynomial as in the PSA. These two data 
compressions result in the same quotient output data and the same final signature or the remainder. 
Each clock cycle in the IE type PSA of Fig. la corresponds to multiplying the polynomial 
representing the content of the PSA by x, followed by a division using the feedback polynomial 
p(x) and then an addition of the polynomial representing the parallel input vector to the remainder 
produced by the division. All the operations performed here are modulo-2 arithmetic operations. 
Let Ru_~, RN 2 . . . . .  R2, R~, Ro be N polynomials representing N k-bit wide vectors to be 
compressed by a k-bit wide PsA with the feedback polynomial p(x). Without loss of generality, 
it is assumed that the PSA is initialized to an all-zero state. After the first clock cycle, the contents 
of the PSA are represented by 
(0 ,x )  mod p(x) + RN_ ~ = RN-I, 
where • denotes a polynomial multiplication. After the second cycle, the contents of the PSA are 
given by 
(RN_~*x)modp(x) + Ru 2. 
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Since the degree of the input polynomial R~ is less than that of p(x), R~ = (R~)modp(x), for 
i = N-  1, N -  2 . . . . .  2, 1, 0. By the definition of congruence operation in modulo arithmetic, 
(Ru_ ]*x) modp(x)  + RN_  2 = (RN 13kx) mod p(x) + (R,v- 2) modp(x)  
= (RN_ i *X  "Jr- R u 2) modp(x) .  
By repeatedly applying the above congruence operation for N clock cycles, the contents of the PSA 
can be represented as 
(R u i , x  N I .~ RN_2,X,V 2 ~_ . . .  q_ R2 ,x  2 ..p RI ,X  q._ Ro ) modp(x) .  
The above expression shows that the functional behavior of a k-bit wide PSA that compresses 
parallel input data stream of N k-bit wide vectors is equivalent to that of k-bit wide SSA with the 
same feedback polynomial that compresses an equivalent (N + k - 1)-bit serial input data stream. 
The quotient output and the final signature produced by both the PSA and the SSA are identical. 
The expression also indicates that the equivalent serial data stream is obtained by performing a
bit-by-bit modulo-2 summation of the N k-bit vectors, with the ith vector shifted by one bit 
position with respect o the (i-l)th vector, for i = 1, 2 . . . . .  N -  1. This modulo-2 summation is 
shown pictorially in Fig. 2. Figure 3 gives an example of the equivalence r lation established above. 
Figure 3a shows the compression of six 5-bit wide vectors by a 5-bit PSA with a feedback 
polynomial p(x), while Fig. 3b indicates the functionally equivalent compression of a serial bit 
stream, derived from the six vectors, by an SSA with the same feedback connection. Suppose the 
feedback polynomial p(x) is selected to be x 5 + x 4 + x 2 + 1, then the identical outputs generated 
by the PSA and the SSA, after data compression, are the serial output 11010 as the quotient and 
01011 as the final signature. 
3. EFFECTIVENESS IN ERROR DETECTION 
It is shown in [1] that the probability of failing to detect an error by a k-bit wide PSA or SSA, 
under the assumption that the errors are independent and equally likely, is approximately equal 
to 2-*. Also the effectiveness of SSAs in the detection of dependent errors such as burst errors and 
errors caused by repeated-use faults is presented in [12]. In this section, usign the equivalence 
between PSAs and SSAs established in Section 2, the effectiveness of IE type PSAs in detecting 
certain kinds of dependent errors is analyzed. 
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Fig. 3. (a) A PSA and (b) its equivalent SSA. p(X)=xS+ x4+ x2+ I; quotient Q = 11010; signature 
S = 01011. 
3.1. A class of dependent errors 
Suppose a fault in a digital system causes one fixed bit position in the test response vector, which 
is the parallel input vector to the PSA, to be in error for some test input patterns. The summation 
process of Fig. 2 indicates that each erroneous bit in the PSA input vectors will cause one bit 
position in the resulting serial equivalent data to be erroneous, since the cancellation of errors will 
not happen. Therefore, if m PSA input vectors are erroneous then the serial equivalent data will 
have m erroneous bits. In fact, this type of error can affect a maximum of N consecutive bits in 
the serial equivalent data  and can be classified as an (N,N) burst error. [An (n,m) burst error is 
an error such that all erroneous bits are within n consecutive bit positions and at most m bits are 
in error.] 
Let D(x) be the polynomial representing an error-free (N + k - 1)-bit serial data and let D'(x) 
represent D(x) corrupted by a (N,N) burst error. The burst error polynomial E(x) is defined as 
E(x) = D(x) - D'(x), where the subtraction is modulo-2 arithmetic. In general E(x) will be of the 
form xJ*e(x), where e(x) is any polynomial of degree less than N and 0 ~< j ~< k, and j defines 
the position of the block of N consecutive erroneous bits in D'(x).  Also let the feedback polynomial 
of the PSA be selected such that the x ° coefficient of p(x) is 1. Among all the burst error 
polynomials, the undetectable ones are those having p(x) as a factor. The x j term does not have 
p(x) as a factor since the x ° coefficient in p(x) is !. Therefore the undetectable error polynomials 
are of the form E(x) = x J ,g(x) ,p(x) .  The degree o fg(x)  is less than N - k and there are 2 N-k - 1 
such non-zero polynomials. The number of undetectable burst error polynomials is k(2 N k 1). 
There are a total of k(2 N-  1) polynomials of the form x~*e(x). If burst errors in question are 
equally likely, the probability that a PSA fails to detect such errors is 
k(2 x * - l ) / k (2  '~-1) .  
For N >> k, this probability can be approximated to be 2--k. Thus the probability of a k-bit wide 
PSA failing to detect equally likely fixed positions errors is 2 -k. 
3.2. Monitoring the quotient bit 
The effectiveness of a PSA can be significantly enhanced by observing during each clock cycle, 
its MSB, also referred to as the quotient bit, in addition to the final signature. If the PSA is part 
of a scan path in a VLSI chip, as in the case of the PSAs used in [15], the quotient bit is readily 
available at the scan out pin. As usual, the analysis below assumes that the errors in the response 
vectors are independent and equally likely. 
Consider a k-bit IE type PSA as in Fig. l a. Using the functional equivalence stablished in 
Section 2, it is obvious that by monitoring the quotient bit during every cycle and by observing 
the final signature of the PSAS, one can reconstruct the (N + k - 1)-bit equivalent serial response 
data. This is because in the case of an SSA, the quotient and the final signature (or remainder) 
together form a one-to-one mapping with the serial input[10]. Therefore, the only loss of 
information when quotient bit is monitored, is in the mapping between the N k-bit parallel data 
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words and the equivalent (N +k-  l)-bit serial data word. Since this mapping involves only 
modulo-2 additions, it is uniform. In other words, equal number of parallel input data sets, out 
of a possible of 2 Nk different data sets, map to the same (N + k - 1)-bit serial data word. (A data 
set here consists of N k-bit wide vectors.) Therefore, there are exactly (2Nk)/(2 '~+ * ~) sets of parallel 
data words that map to the same serial data word. 
Suppose the parallel input data set is erroneous. The error will be detected if and only if the 
error data set does not map to the same serial data word as that of the error-free data set. From 
the above analysis, there are exactly 2 '~k '~- k + ~ _ 1 erroneous data sets that are undetectable. Since 
each of the 2 Nk different parallel data sets are equally likely, the probability of not detecting an 
error is (2 uk- N k+ | - -  1)/2Nk, which can be approximated to 2 N ~+ ~. This value is significantly less 
than 2 -k, which is the probability of failing to detect errors when only the final signature is 
observed. 
3.3. Repetitive patterns 
When PSAs are used to monitor data output of memory circuits, due to the kind of memory 
test algorithms used, the test data patterns are repetitive. Therefore, the data compressed by the 
PSA in the proposed scheme is also repetitive. For example, in the case of Marching ones and zeros 
algorithm, the data patterns read from the memory will be alternate all-one and all-zero, i.e. the 
data is periodic with period equal to two. When the parallel data being compressed by a PSA is 
periodic, it is intuitive to expect he signature (i.e. the PSA contents) sequence to be periodic as 
well. However, our simulation study indicates that this intuition is not always true. The following 
conjecture was studied. Several simulation examples indicate that it is true, but it neither proved 
to be true for all cases nor could be disproved with a counter example. 
Conjecture. For a given k-bit PSA with maximal-length feedback polynomial, there exists one 
and only one intial state that produces a periodic signature sequence of the same period as the 
parallel data input being compressed. 
For example, consider an 8-bit PSA, whose feedback polynomial is x s + x 5 + x 3 + x 2 + 1, with 
alternate all-zero and all-one as the data sequence being compressed. For the initial state 11001100, 
the periodic signature sequence will be Sj, $2, $1, $2 . . . . .  where St = 01100110 and $2 = 11001100. 
The signature sequence will not be periodic once the intial state is changed to any other value. 
An analytical approach to determining the initial state, if one exists, that will generate a periodic 
signature sequence appears to be feasible, but needs to be explored. In the absence of any analytical 
solution, the only alternative is simulation. 
For more details, please refer to [13]. 
4. S IGLYZER- -A  S IMULATOR FOR PSAs 
In practice, errors in the test response data caused by realistic physical failures are usually 
dependent and difficult to model statistically. This is true especially in the case of complex VLSI 
circuits due to the high density of active devices and interconnection li es [1, 12]. Therefore, an 
analytical evaluation of the effectiveness of PSAs, in practice, is very difficult. Also, the fault 
detection capability of a PSA depends on various parameters uch as its width, its feedback 
connections, and the actual sequence of the test responses being compressed. Therefore there is 
a need to use a simulator to determine the fault detection capabilities of PSAs and also to find 
out the "near-optimal" PSA design parameters to increase its effectiveness. A simulator that 
performs these functions is discussed next. 
To analyze the effectiveness of PSAs in detecting faults, a special-purpose simulator called 
SIGLYZER (for signature analyzer) has been developed. Although any conventional logic 
simulator can be used for simulating PSAs, the simulation time will be prohibitively large and 
expensive [1]. To perform the simulation in a cost effective way, only the functional behavior of 
a PSA is simulated without considering its gate level implementation. The SIGLYZER is written 
in a high level language PASCAL. 
The SIGLYZER consists of three program modules as shown in Fig. 4. The pre-processor 
module interacts with the user via an interactive terminal to define various specifications of the PSA 
to be simulated. Using the user-defined PSA specifications, the main processor module first 
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Fig. 4. Basic organization of the SIGLYZER. 
constructs the appropriate data structures. It then computes, for every test pattern, the signature 
of the good, i.e. fault-free, circuit under test and also each faulty circuit. By comparing the signature 
of the good circuit with that of a faulty circuit, the main processor determines whether a fault is 
detected or not. The post-processor uses this information to compute the percentage of faults 
detected and other data requested by the user. 
The modular organization of the SIGLYZER has the obvious advantage of flexibility. Any 
change in the test response data or in its format can be readily accommodated by appropriately 
modifying the pre-processor module without affecting the other modules. Similarly any changes 
or additions to the user output options can be included easily in the post-processor module. Thus 
the main processor can be made transparent to the user. Also with appropriate changes in the 
pre-processor and the post-processor modules, the SIGLYZER can be easily linked with a fault 
simulator that generates the test response data. 
The PSA specifications to be defined by a user are its size k, i.e. the number of flip-flop stages 
(see Fig. 1), its initial state, the parallel input connections, and the feedback connections. Parallel 
input connections specify which parallel input line is connected to which flip-flop input. Note that 
some flip-flops need not be connected to any parallel input line. The SIGLYZER allows a user 
to define the feedback connections in a general way, i.e. any flip-flop output can be connected to 
any flip-flop input via an EXCLUSIVE-OR gate as shown in Fig. 1. The next state of a flip-flop 
in the PSA is the EXCLUSIVE-OR function of all signals reaching its input. Thus the SIGLYZER 
can handle any kind of PSA including IE type, EE type, and their combination. 
The other input data to the SIGLYZER are the test response data. These data consist of a 
response vector for every test pattern of the fault-free circuit and of every faulty circuit whose 
response differs from that of the fault-free circuit. These data can be generated by a fault simulator. 
The SIGLYZER is capable of generating several useful output data for the user. These include: 
(1) The percentage of faults detected, due to an incorrect signature, after every test pattern. 
(2) The percentage of faults detected, due to an incorrect response vector, i.e. when no data 
compression is performed, after every test pattern. 
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(3) The final signatures of the fault-free circuit and of every faulty circuit, at the end of a test 
experiment. 
(4) A list of all distinct final signatures and the group of faults that generate them. 
The user can select any or all of these output options. Using the output data generated by options 
(1) and (2), the user can determine the effectiveness of the specified PSA in detecting faults. The 
loss of fault information, if any, due to data compression i a PSA, is indicated by the differences 
in the two percentage values given in (l) and (2). Options (3) and (4) are useful for diagnosing a
faulty circuit. 
4.1. Simulation results 
The SIGLYZER was used to anlayze the effectiveness of PSAs in compressing test response data 
of two different digital circuits. The first circuit is a datapath implemented on a CMOS gate 
array [l 5] and is referred to as circuit A. The second circuit, referred to as circuit B, is a controller 
implemented on a printed circuit board with two I/O pin connectors. Circuit A used about 600 
gates, while B uses about 70 medium scale integrated circuits. The test response data was generated 
using the NEWSIM software program, which is Texas Instruments' gate-level stuck fault simulator. 
The SIGLYZER was run on a DEC VAX-11/780 computer. The results are given in Table I. As 
evident from the table, in all the five experiments the loss of fault information due to data 
compession in a PSA is quite small. Also the CPU time taken by the SIGLYZER is quite small 
for the number of faults and test patterns. 
For circuit A, a plot of the output options (l) and (2) was generated and is shown in Fig. 5. 
Most of the time, the percentage of faults detected with PSA (line 2) is the same as that without 
a PSA (line 1). At some places there are small dips in line 2 indicating that some faulty signatures 
are the same as that of a good signature, although they were different at a previous test pattern. 
However, at the end of the test experiment, both lines meet indicating that there is no loss of fault 
information when only the final signature is verified. The maximum loss of fault information is 
1.28% and it occurs at 145th test pattern, i.e. if the signature is read out after 145th test pattern, 
the percentage of undetected faults due to data compression is 1.28. These results show that there 
is a potential of losing some fault information due to data compression i  a PSA. Possible ways 
to reduce this loss were observed. If the quotient bit is monitored after every test pattern, in 
addition to the final signature, the fault detection performance curve will be the same as line 1 of 
Fig. 5, i.e. there is no loss of fault information. This result strengthens the theoretical analysis 
Table 1. Simulation results for circuits A and B 
Experiment No. 1 2 3 4 5 
Circuit A A A B B 
No. of pins monitored 8 8 8 9 35 
(Con. 1) (Con. 2) 
PSA size used (IE type) 8 8 8 9 35 
Feedback polynomial FPI FP2 FPI FP3 FP4 
No. of test patterns 146 146 83 420 445 
No. of faults 941 941 941 208"[" 208t 
Percentages of faults detected 
without data compression 100 100 96.5 62.5 57.69 
Percentage of faults detected 
with data compression using PSA 100 99.5 96.5 62.5 57.69 
Percentage of faults lost due to 
data compression i  PSA 0 0.5 0 0 0 
CPU time (in mnts.) 
used by SIGLYZER 1.1 1.1 0.75 0.85 3.3 
Max. run time memory (in pages) 
used by SlGLYZER (page = 512 bytes) 221 221 207 165 161 
FPI--xS + x6 + x~ + x3 + I. 
FP2--xS + x~ + x3 + x2 + 1. 
FP3- -x  9 + x 4 + 1. 
FP4---x 3~ + x 2 + I. 
~10% randomly sampled faults. 
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presented earlier in Section 3.2, where it was shown that if the quotient bit is monitored the 
probability of not detecting an error is significantly reduced. Also, in general, the probability of 
losing fault information can be reduced by reading the signature periodically, say 5-10 times during 
a test experiment. 
4.2. S IGLYZER as a design a id 
The effectiveness of a PSA in detecting faults depends on its size k, the parallel input connections, 
the feedback connections and, the actual test responses and their sequence. For a given set of test 
responses, one can vary the size of the PSA, the parallel input connections, and/or the feedback 
connections to optimize the performance of the PSA. The user can run the S IGLYZER for different 
PSA parameters and obtain the fault detection data in each case. (Note that the fault simulator 
used for obtaining test response data is run only once.) From the different fault detection data the 
user can select the PSA design parameters that satisfy the desired performance. For circuit A, the 
S IGLYZER was run for 16 different feedback connections. There were only slight differences in 
their performance, with many of them resulting in an identical plot of percentage of faults detected 
versus the test pattern number. However, other circuits can be more sensitive to changes in the 
feedback polynomial. 
5. CONCLUSIONS 
An equivalence relationship between IE type PSAs and SSAs was established. The effectiveness 
of PSAs in detecting failures that affect a fixed bit position was discussed. It was shown that by 
continuously monitoring the quotient bit the probability of failing to detect an error can be 
significantly reduced. To study the performance of PSAs in compressing realistic test response data 
corrupted by errors, a special purpose simulator called S IGLYZER was developed. Useful 
simulation results on the effectiveness of PSAs in detecting faults in actual digital circuits were 
presented. The S IGLYZER has been a valuable tool in obtaining these results. The simulation 
experiments indicate that the loss of fault information due to data compression in PSAs is quite 
small. This loss can be further reduced, or perhaps eliminated, by continuously monitoring the 
quotient bit (or MSB) of the PSA throughout a test experiment or by reading the signature at 
regular intervals. The S IGLYZER can also be used as a tool in designing efficient PSAs. 
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